器件名称:描述搜索:
产品CDCLVP1102TI
描述

The CDCLVP1102 is a highly versatile, low additive jitter buffer that can generate two copies of LVPECL clock outputs from one LVPECL, LVDS, or LVCMOS input for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 10 ps, making the device a perfect choice for use in demanding applications.

操作查看详情点击下载立即购买

目录

011a0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ
制造商型号分类描述下载
Integrated Circuit Systems

Integrated Circ...

011ALFEMTOclockS-TM crystal-to- 3.3v lvpecl clock generator